728x90
728x90
'Circuit Design > 🔥HDL' 카테고리의 다른 글
| [Verilog] 29. 4-bit CPU Project (2) (0) | 2024.08.28 |
|---|---|
| [Verilog] 27. Counter (0) | 2024.08.23 |
| [Verilog] 25. AXI - SPI Connection Debugging (3) (0) | 2024.08.23 |
| [Verilog] 24. AXI - SPI Connection Debugging (2) (0) | 2024.07.26 |
| [Verilog] 23. AXI - SPI Connection Debugging (1) (0) | 2024.07.23 |